

WHAT IS CLAIMED IS:

1. A context switching system for a multi-thread execution pipeline loop having a pipeline latency, comprising:

a context switch requesting subsystem configured to:

detect a device request from a thread executing within said multi-thread execution pipeline loop for access to a device having a fulfillment latency exceeding said pipeline latency, and

generate a context switch request for said thread; and

a context controller subsystem configured to receive said context switch request and prevent said thread from executing until said device request is fulfilled.

2. The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to allow said thread to continue to traverse said multi-thread execution pipeline loop while waiting for said device request to be fulfilled.

3. The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to allow other threads within said multi-thread execution pipeline loop to continue to execute while said thread is waiting for said device request to be fulfilled.

4. The context switching system as recited in Claim 1 further comprises a miss fulfillment first-in-first-out buffer (FIFO), said context controller subsystem further configured to employ said FIFO to:

store said thread in said miss fulfillment FIFO upon reaching an end position of said multi-thread execution pipeline loop, sequence said thread through said miss fulfillment FIFO, and reinsert said thread into said multi-thread execution pipeline loop at a beginning position.

5. The context switching system as recited in Claim 4 wherein said context controller subsystem is further configured to store said thread in said miss fulfillment FIFO upon receiving said context switch request.

6. The context switching system as recited in Claim 1 wherein said context controller subsystem is further configured to replace said thread's current instruction with a NO-Operation (NOP) instruction to prevent said thread from executing until said device request is fulfilled.

7. The context switching system as recited in Claim 1 wherein said device request is a request to access external memory due to a cache miss status.

8. For use with a multi-thread execution pipeline loop
having a pipeline latency, a method of operating a context
switching system, comprising:

detecting a device request from a thread executing within said
multi-thread execution pipeline loop for access to a device having
a fulfillment latency exceeding said pipeline latency;

generating a context switch request for said thread when said
thread issues said device request; and

receiving said context switch request and preventing said
thread from executing until said device request is fulfilled.

9. The method as recited in Claim 8 further comprising
allowing said thread to continue to traverse said multi-thread
execution pipeline loop while waiting for said device request to be
fulfilled.

10. The method as recited in Claim 8 further comprising
allowing other threads within said multi-thread execution pipeline
loop to continue to execute while said thread is waiting for said
device request to be fulfilled.

11. The method as recited in Claim 8 further comprising
2 employing a miss fulfillment first-in-first-out buffer (FIFO) for:
3 storing said thread in said miss fulfillment FIFO upon
4 reaching an end position of said multi-thread execution pipeline
5 loop,
6 sequencing said thread through said miss fulfillment FIFO, and
7 reinserting said thread into said multi-thread execution
pipeline loop at a beginning position.

12. The method as recited in Claim 11 wherein said storing
further comprises storing said thread in said miss fulfillment FIFO
upon receiving said context switch request.

13. The method as recited in Claim 8 wherein said preventing
2 further comprises replacing said thread's current instruction with
3 a NO-Operation (NOP) instruction to prevent said thread from
4 executing until said device request is fulfilled.

14. The method as recited in Claim 8 wherein said device
2 request is a request to access external memory due to a cache miss
3 status.

15. A fast pattern processor that receives and processes
2 protocol data units (PDUs), comprising:

3 a dynamic random access memory (DRAM) that contains
4 instructions;

5 a memory cache that caches certain of said instructions from
6 said DRAM; and

7 a tree engine that parses data within said PDUs and employs
8 said DRAM and said memory cache to obtain ones of said
9 instructions, including:

10 a multi-thread execution pipeline loop having a pipeline
11 latency, and

12 a context switching system for said multi-thread
13 execution pipeline loop, having:

14 a context switch requesting subsystem that:

15 detects a device request from a thread
16 executing within said multi-thread execution
17 pipeline loop for access to a device having a
18 fulfillment latency exceeding said pipeline
19 latency, and

20 generates a context switch request for
21 said thread, and

22 a context controller subsystem that receives said
23 context switch request and prevents said thread from
24 executing until said device request is fulfilled.

16. The fast pattern processor as recited in Claim 15 wherein
said context controller subsystem further allows said thread to
continue to traverse said multi-thread execution pipeline loop
while waiting for said device request to be fulfilled.

17. The fast pattern processor as recited in Claim 15 wherein
said context controller subsystem further allows other threads
within said multi-thread execution pipeline loop to continue to
execute while said thread is waiting for said device request to be
fulfilled.

18. The fast pattern processor as recited in Claim 15 wherein
said context switching system further includes a miss fulfillment
first-in-first-out buffer (FIFO), said context controller subsystem
employs said FIFO to:

store said thread in said miss fulfillment FIFO upon reaching
an end position of said multi-thread execution pipeline loop,
sequence said thread through said miss fulfillment FIFO, and
reinsert said thread into said multi-thread execution pipeline
loop at a beginning position.

19. The fast pattern processor as recited in Claim 18 wherein
said context controller subsystem stores said thread in said miss
fulfillment FIFO upon receiving said context switch request.

20. The fast pattern processor as recited in Claim 15 wherein
said context controller subsystem replaces said thread's current
instruction with a NO-Operation (NOP) instruction to prevent said
thread from executing until said device request is fulfilled.

21. The fast pattern processor as recited in Claim 15 wherein
said device is said DRAM and said device request is a request to
access said DRAM due to a cache miss status from said memory cache.